27<sup>th</sup> Asia and South Pacific Design Automation Conference

## Signal-Integrity-Aware Interposer Bus Routing in 2.5D Heterogeneous Integration

### Sung-Yun Lee, Daeyeon Kim, Kyungjun Min and Seokhyeon Kang

CONTACT

Pohang University of Science and Technology Department of Electrical Engineering CAD and SoC Design Lab. Tel. +82-54-279-2883 Web. http://csdl.postech.ac.kr



## CONTENTS


### **1. INTRODUCTION**

### 2. INTERPOSER BUS ROUTING

### **3. EXPERIMENTAL RESULTS**

### 4. CONCLUSION

## INTRODUCTION




- Demands on high bandwidth are exponentially increasing.
- High bandwidth memories (HBMs) are integrated in 2.5D ICs.

## Silicon Interposer Layer


Top view of a 2.5D IC

#### **Cross-section view of a 2.5D IC**



- Interposer layer is used for interconnection between chiplets.
- For high bandwidth, thousands of channels transmit data at high speed.
- Interpose channels are vulnerable to crosstalk and data loss.

## **Interposer Routing**



### **Complicating factors for routing**


- Limited number of interposer layers
- Increasing number of bump I/Os
- Various bump patterns & tech node
- Geometric offsets between chiplets
- Complex design rules
- Metal guarding for signal integrity
- Wirelength matching for zero-skew

- Traditional manual routing takes too much time and effort of designers.
- Fast & tech-independent interposer auto-router becomes essential.

## **INTERPOSER BUS ROUTING**

## **Interposer Bus Routing**

### Overall flow



#### Inputs

- Netlist
- Bump I/O placed layout

#### **Outputs**

• Routed layout

### **Objectives**


• Maximize signal integrity

### Constraints


- Design rules
- Wirelength matching

## **Bus & Layer Assignment**

### **Bus assignment**



### Layer assignment



#### **Objectives**


- Maximize routing resource
- Simplify wirelength matching problem

### Restrictions

- Bump patterns
- VDD/VSS power line

## **Escape Routing**


### 1. Topology generation



### 2. Via placement

#### Minimize resource error


- Intervals between vias or VDD/VSS
- Required resources by following topology




- Hook-shaped topology is a common topology to avoid short violations.
- To maximize wire pitch, our router firstly places vias, then assigns wires to tracks.

## **Escape Routing**

### 3. Track assignment





Bump is placed at *m*-th row and *l*-th column


- #col: the number of columns of bumps in the same bus
- k: the number of rows of bumps between VDD/VSS.

- Assign tracks with observing design rules including spacing, width, area rules.
- To follow the topology, tracks are assigned in the order of bumps.

## **Signal Integrity Optimization**

**1.** Widen pitch in non-PHY region

### 2. Metal guarding



- Narrow and long parallel wires are critical to signal integrity
- Widening wire pitch and guarding signal wires improves signal integrity.

## **EXPERIMENTAL RESULTS**

## **Experimental Setup**

### • Silicon interposer specifications

Parameter	Value	
Thickness of routing layers	1 µm	
Thickness of cut layers	1 µm	
Dielectric constant of SiO <sub>2</sub>	4	
Loss tangent of SiO <sub>2</sub>	0	
Conductivity of Al	3.8x10 <sup>7</sup> S/m	
Conductivity of Cu	5.8x10 <sup>7</sup> S/m	

#### • Benchmark specifications


Bench	Testcase 1	Testcase 2	
Number of nets	3496		
Area of SoC PHY	14.25 mm <sup>2</sup>		
Area of HBM2 PHY	19.28 mm <sup>2</sup>		
Area of non-PHY region	19.80 mm²	40.20 <i>mm</i> <sup>2</sup>	
Offset between PHYs	0 <i>mm</i>	3.23 mm	
X-pitch of micro-bumps	96 μm		
Y-pitch of micro-bumps	55 μm		
Number of bump-rows btw. VDD/VSS	4		
Target bandwidth per I/O pin	3.2 Gbps		

#### Router

- Implemented in C++
- Linux 2.3-GHz CPUs and 8 threads


#### Signal integrity analysis

- ANSYS siwave, aedt circuit design
- Modeling transceiver and receiver



## **Experimental Results**

• Routed Layout (Testcase1)



Design parameters


Bench	Router	Width [µm]	Min. pitch [μm]	Guard width [µm]
Testcase1	Comm	1.50	4.00	-
	Ours	1.52	4.77	3.00
Testcase2	Comm	1.50	4.00	-
	Ours	1.45	4.62	2.75

### Routing quality

Bench	Testcase1		Testcase2	
Router	Comm	Ours	Comm	Ours
Avg. WL [µ <i>m</i> ]	4948	4655	9125	9067
Max. WL <sub>diff</sub> [µm]	1858	14	2536	291
Mi5 usage [%]	0.34	0.03	9.16	0.02
#_vias	26876	6984	32568	6984
#_DRVs	1108	0	2185	0
Runtime[s]	1250	199	1334	227

- Our router shortened average wirelength.
- Our router matched wirelength with only ~1% error.
- Our router used 80% less vias.
- Our router resulted no design rule violations.
- Our router is ~5 times faster.

## **Signal Integrity Results**



## CONCLUSION

## Conclusion

#### Summary

- We propose an interposer router that interconnects heterogeneously integrated chiplets with different tech nodes and bump patterns.
- Our router achieves much better results than commercial SW in respect to routing quality, signal integrity, and runtime.

### **Future work**

- Diagonal routing with various angles to further shorten wirelength.
- Find the optimal design parameters using machine learning.

# **THANK YOU**

