





Agency for  
Science, Technology  
and Research  
SINGAPORE



NANYANG  
TECHNOLOGICAL  
UNIVERSITY



# SonicFFT: A system architecture for ultrasonic based FFT acceleration

Darayus Adil Patel<sup>1</sup>, Viet Phuong Bui<sup>2</sup>, Kevin Tshun Chuan Chai<sup>3</sup>,  
Amit Lal<sup>4</sup>, Mohamed M. Sabry Aly<sup>1</sup>

<sup>1</sup> Nanyang Technological University, Singapore


<sup>2</sup> A\*STAR Institute of High Performance Computing, Singapore

<sup>3</sup> A\*STAR Institute of Microelectronics, Singapore


<sup>4</sup> Cornell University, USA

ASPDAC 2022


# FFT Applications



# Current FFT Implementations




Multicore Processors



GPU based acceleration



Digital Signal Processors





In-memory FFT Accelerators



FFTW library compatible with C/C++

# 2D FFT Computational Complexity



# Contents



5/25

01

In-silica Ultrasonic FFT Computation

---

02

Compact-modelling & System Architecture

---

03

SonicFFT Data Mapping methodology

---

04

Evaluation Framework


---

05

Results & Analysis

---

# Contents



6/25

01

In-silica Ultrasonic FFT Computation

---

02

Compact-modelling & System Architecture

---

03

SonicFFT Data Mapping methodology

---

04

Evaluation Framework

---


05

Results & Analysis

---


# In-silica Ultrasonic FFT Computation

- Receiver Plane Intensity =  $\mathcal{F}$  (EM wave distribution at input plane)




# In-silica Ultrasonic FFT Computation

- Ultrasonic wave propagation in silicon for FFT computation
- 2D FFT computational complexity of  $O(N)$  instead of  $O(N^2 \log N)$





# Contents



9/25

01

In-silica Ultrasonic FFT Computation

---

02

Compact-modelling & System Architecture

---

03

SonicFFT Data Mapping methodology

---

04

Evaluation Framework


---

05

Results & Analysis

---

# Compact Model of Wavefront Computing (WFC) Accelerator




- Data Buffers: SRAM based local accelerator memory
- DAC & ADC: No. of DACs & ADCs increase linearly with array size
- Transducer Array: Array size ( $\delta \times \delta$ ) determines WFC accelerator computation capacity
- Transmission Medium: Fused silica transmission medium
- Lens: Ideal / Multi-phase Fresnel Lens


# WFC Accelerator Latency: Constituent components




- Accelerator latency dominated by transmission medium for large array sizes




# WFC Accelerator Power: Constituent components




- Accelerator power dominated by transducers for large array sizes



# System Architecture




13/25



\* PCIe 5.0 Data Interface

# Contents



14/25

01

In-silica Ultrasonic FFT Computation

---

02

Compact-modelling & System Architecture

---

03

SonicFFT Data Mapping methodology

---

04

Evaluation Framework


---

05

Results & Analysis

---


# SonicFFT: Data Mapping Methodology




# SonicFFT: Data Mapping Methodology

- Each stage of the CT Algorithm computes a different size DFT
- Preliminary stages mapped to WFC accelerator
- Final stage twiddle multiplications & additions mapped to host processor

Mapped to WFC Accelerator

Mapped to Host Processor





# Contents



17/25

01

In-silica Ultrasonic FFT Computation

---

02

Compact-modelling & System Architecture

---

03

SonicFFT Data Mapping methodology

---

04

Evaluation Framework


---

05

Results & Analysis


---

# Evaluation Framework




# System parameters for SonicFFT evaluation

## Baseline




- Hardware: Octa-core Processor + 1GB main memory
- Software: FFTW Library

## SonicFFT



- Hardware: WFC accelerator interfaced with Octa-core Processor + 1GB main memory
- Software: Custom mapping software

# Contents



20/25

01

In-silica Ultrasonic FFT Computation

---

02

Compact-modelling & System Architecture

---

03

SonicFFT Data Mapping methodology

---

04

Evaluation Framework

---

05

Results & Analysis


---

# Results



WFC Config →		N×N Config										
		4×4	8×8	16×16	32×32	64×64	128 × 128	256 × 256	512 × 512	1024 × 1024	2048 × 2048	4096 × 4096
64×64	Speedup (×)	0.77	0.95	1.02	1.04	1.05	-	-	-	-	-	-
	Energy Reduction (×)	0.77	0.95	1.02	1.04	1.05	-	-	-	-	-	-
	EDP Gain (×)	0.59	0.9	1.03	1.08	1.10	-	-	-	-	-	-
128×128	Speedup (×)	-	0.83	1.04	1.12	1.15	1.17	-	-	-	-	-
	Energy Reduction (×)	-	0.83	1.03	1.12	1.15	1.17	-	-	-	-	-
	EDP Gain (×)	-	0.69	1.07	1.26	1.33	1.37	-	-	-	-	-
256×256	Speedup (×)	-	-	1.02	1.31	1.45	1.52	1.58	-	-	-	-
	Energy Reduction (×)	-	-	1.02	1.30	1.44	1.52	1.57	-	-	-	-
	EDP Gain (×)	-	-	1.04	1.69	2.09	2.31	2.49	-	-	-	-
512×512	Speedup (×)	-	-	-	1.66	2.18	2.57	2.86	3.22	-	-	-
	Energy Reduction (×)	-	-	-	3.11	2.80	2.52	2.15	1.63	-	-	-
	EDP Gain (×)	-	-	-	2.71	4.68	6.48	7.99	10.02	-	-	-
1024×1024	Speedup (×)	-	-	-	-	3.41	4.61	5.97	7.52	10.8	-	-
	Energy Reduction (×)	-	-	-	-	3.33	4.46	5.67	6.91	9.06	-	-
	EDP Gain (×)	-	-	-	-	11.34	20.55	33.85	51.95	97.69	-	-
2048×2048	Speedup (×)	-	-	-	-	-	5.76	7.78	11	16	39.2	-
	Energy Reduction (×)	-	-	-	-	-	5.66	7.48	9.98	12.96	19.4	-
	EDP Gain (×)	-	-	-	-	-	32.60	58.20	109.3	207.91	761.08	-
4096×4096	Speedup (×)	-	-	-	-	-	-	7.67	10.2	14.9	23.8	117.6
	Energy Reduction (×)	-	-	-	-	-	-	7.44	9.50	12.46	15.38	19.69
	EDP Gain (×)	-	-	-	-	-	-	57.06	97.08	185.5	366.53	2317.3


# Results: Constituent Components



# Latency comparison with State of the Art



23/25




-   *H. Cilasun et al., "CRAFFT: High Resolution FFT Accelerator In Spintronic Computational RAM"*
-  *X. Chen, et al, "A Variable-Size FFT Hardware Accelerator Based on Matrix Transposition"*
-  *Xiaohui Li & Ellen Blinka; Texas Instruments White Paper: Very large FFT for TMS320C6678 processors*

# Energy comparison with State of the Art




24/25



-   *H. Cilasun et al., "CRAFFT: High Resolution FFT Accelerator In Spintronic Computational RAM"*
-  *X. Chen, et al, "A Variable-Size FFT Hardware Accelerator Based on Matrix Transposition"*



# EDP comparison with State of the Art



- H. Cilasun et al., "CRAFFT: High Resolution FFT Accelerator In Spintronic Computational RAM"*
- X. Chen, et al, "A Variable-Size FFT Hardware Accelerator Based on Matrix Transposition"*

**THANK  
YOU**

*Speaker Contact Details:  
Dr. Darayus Adil Patel : [dpatel@ntu.edu.sg](mailto:dpatel@ntu.edu.sg)*