



# Machine Learning for Electronic Design Automation

January 19, ASP-DAC 2022


Erick Chao, Sr. Software Architect

# EDA Enables AI/ML Designs



IP and Subsystems

## Verification



Implementation



Board and Package



Systems

## IP Selection

“Reuse the right building blocks”

DSPs, Interfaces, Analog

## HW/SW Verification

“Is it functionally correct?”

Hardware/Software, Power, Architecture, Safety, Security

## Chip Implementation

“Optimized, advanced-node implementation”

Performance, Power, Cost

## Packaging

## PCB Integration

“Silicon into packages and parts into PCBs and 3D-IC heterogeneous integration”


## System Analysis

“Does it work when put together?”


Electromagnetic, Thermal, Low Power, Computational Fluid Dynamics

Optimized flows to  
**enable AI/ML**  
chips and systems  
(for users)


# AI/ML is Enabling EDA too!



# ML in Electronic Design Automation




# ML Inside: Enhanced Delay Prediction





Node	WNS	TNS	Pwr
8nm	23%	67%	3.6%
7nm	5%	77%	3.4%
5nm	25%	49%	1.1%
12nm	38%	22%	1%
5nm	18%	51%	2.5%

# ML Outside Objective: Improve the PPA/Productivity Curve



# Cadence Cerebrus: ML for Better PPA and Full Flow Productivity




CPU	
Process	5nm
Performance	3.5GHz

## Cerebrus Improvements vs Baseline

Parameter	Improvement	Percent
Performance	420MHz	14%
Leakage power	26mW	7%
Total power	62mW	3%
Density		5%

# Cadence Cerebrus: ML for Automated Floorplan Optimization



- Floorplan can be **automatically resized in any direction**
- **Innovus™** mixed placer used to find **optimal macro location in resized floorplan**

Design – CPU Core	
Process	12nm
Performance	2GHz

**Customer wanted to achieve 2GHz** on latest CPU implementation

**Cerebrus optimized floorplan and implementation flow concurrently**

## Cerebrus Improvements vs Baseline

Parameter	Improvement
Performance	+200MHz
Total failing timing	83%
Leakage power	17%



cadence

# Cadence Cerebrus™

Intelligent Chip Explorer

Chip design reimagined



RENESAS

“

To efficiently maximize the performance of new products that use emerging process nodes, digital implementation flows used by our engineering team need to be continuously updated. **Automated design flow optimization is critical for realizing product development at a much higher throughput.** Cerebrus, with its innovative ML capabilities, and the Cadence RTL-to-signoff tools have provided automated flow optimization and floorplan exploration, improving design performance by more than 10%. Following this success, the new approach will be adopted in the development of our latest design projects.

*Satoshi Shibatani, director, Digital Design Technology Department, Shared R&D EDA Division, Renesas*

”



# Summary

# AI/ML Productivity Improvements - Some Examples

<b>Functional Verification</b>	Up to <b>5X</b> reduction in simulation cycles (same coverage) Up to <b>4X</b> (2X avg.) better out-of-the-box proofs
<b>Digital Implementation</b>	Up <b>20%</b> better PPA, up to <b>10X</b> productivity
<b>Library Characterization</b>	<b>Accelerated library development</b> Example: 47% of libs interpolated 98%+ pass rate
<b>Custom IC Implementation</b>	Accurate <b>response surface model</b> of the device or block <b>Layout group prediction</b>
<b>Design for Manufacturing</b>	<b>Hotspot prediction</b> In-design detection and fixing
<b>PCB Synthesis</b>	<b>Faster design closure</b> <b>Routability</b>
<b>System Design and Analysis</b>	<b>Reduction in simulation time</b>

The Cadence logo features the word "cadence" in a lowercase, sans-serif font. A small red horizontal bar is positioned above the letter "a". A registered trademark symbol (®) is located to the upper right of the word. The background is dark grey with a faint, light grey geometric pattern of hexagons and triangles.

© 2021 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at <https://www.cadence.com/go/trademarks> are trademarks or registered trademarks of Cadence Design Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI specifications are registered trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.