

# SPRoute 2.0: A detailed-routability-driven deterministic parallel global router with soft capacity

**Jiayuan He**<sup>1</sup>, Udit Agarwal<sup>2</sup>, Yihang Yang<sup>3</sup>, Rajit Manohar<sup>3</sup>, Keshav Pingali<sup>1</sup>

<sup>1</sup>Computer Science, UT Austin

<sup>2</sup>Katana Graph, Inc


<sup>3</sup>Electrical Engineering, Yale University

# Overview

- Introduction
- Algorithms
  - Detailed-routability
  - Deterministic parallelization
- Experimental results
- Conclusion


# Introduction

- VLSI design
  - Complex design rules in advanced technology nodes
  - Increasing size of chips
- Global routing
  - Detailed routability
  - Deterministic and fast parallelization



# Introduction: global routing

- Partition routing space to GCells
- Grid graph
  - Edge capacity: # available routing tracks



# Previous work

- Detailed routability

- FastRoute 4.0 [Xu+, ASPDAC'09], NCTU-GR 2.0[Liu+, TCAD'13], NTHU-Route[Chang+, ICCAD'08], NTUgr[Chen+, ASPDAC'09]: route on the grid graph
- VFGR [Cai+, ASPDAC'14]: congestion model for layout components and capacity on node
- CUGR[Liu+, DAC'20] : 3D pattern routing, probabilistic resource model for detailed routability
- **Limitation: DRCs**

- Parallelization on maze routing

- NCTU-GR 2.0 [Liu+, TCAD'13]: collision-aware rip-up and reroute
- SPRoute [He+, ICCAD'19]: two-phase maze routing
- **Limitation: non-determinism**

# Contributions

- Detailed routability
  - Soft capacity: reserve routing space based on congestion
  - Congestion is estimated by pin density and net density (RUDY)
  - Reduce 43% shorts and 14% DRCs
- Deterministic parallelization
  - Bulk synchronous maze routing
  - Scheduler to reduce load imbalance and livelock
  - 7.4X faster than state-of-the-art

# Overview

- Introduction
- **Algorithms**
  - Detailed-routability-driven
  - Deterministic parallelization
- Experimental results
- Conclusion

# Algorithms




Fig 1. Overall flow of SPRoute 2.0



# Overview

- Introduction
- Algorithms
  - Detailed-routability
  - Deterministic parallelization
- Experimental results
- Conclusion




Fig 1. Overall flow of SPRoute 2.0

# Soft capacity example




Fig 2. Heat map of pin density, RUDY and DRCs

- RUDY [Spindler+, DATE'07]:
  - Rectangular Uniform wire Density
  - $RUDY = HPWL / \text{Bounding box area}$
- Take-aways:
  - DRCs are related to pin density and wire density (RUDY)
  - Low metal layers are more affected by congestion

# Soft capacity estimation

- Congestion:

$$cong(x, y) = pin\_density(x, y) + w * RUDY(x, y)$$

- Soft capacity:

$$soft\_cap(x, y) = ratio(\overline{cong}(x, y)) * hard\_cap(x, y)$$

- Ratio:

$$ratio(cong) = min + \frac{max - min}{1 + \exp((cong - cong_{mid}) * k)}$$




Fig 3. Ratio Function

# Edge cost function

Maze routing: shortest path problem on the grid graph




Fig 4. Three-stage Cost Function

# Overview

- Introduction
- Algorithms
  - Detailed-routability-driven
  - **Deterministic parallelization**
- Experimental results
- Conclusion






Fig 1. Overall flow of SPRoute 2.0

# Deterministic parallel maze routing

- Routing regions of nets are highly overlapped
  - Speedup of parallelization is limited
- Non-deterministic parallel maze routing
  - NCTU-gr 2.0[Liu+, TCAD'13], SPRoute [He+, ICCAD'19]
  - Threads route nets through the same region concurrently
- Bulk synchronous deterministic maze routing
  - Does not require concurrent nets to be disjoint

# Bulk synchronous maze routing



(a) Bulk synchronous execution and the scheduler

- Scheduler partitions netlist into batches

- All threads route nets from the same batch


- Each thread acquires a net

- Routes based on the global usage after the previous batch

- Writes new usages into a batch-local buffer

- Buffer usages are updated to global usage after the completion of a batch

# Performance Issues



- Load imbalance
  - Large and small nets in the same batch
  - Significant in the 1<sup>st</sup> iteration of maze routing
- Livelock
  - Nets are ripped up and rerouted repeatedly due to stale values
  - Factors: degree of overlap, same scheduling, batch size



# Scheduler

---

**Algorithm 1:** Parallelization scheduler

---

**Input:** overflowing netlist  $N$ , iteration number  $iter$ , batch size  $s$ , total overflow  $tof$

**Output:** vector of net batches  $B$ , batch size for next iteration  $s$

```
1  $nbatch = \lceil N.size/s \rceil$ ;  
2 if  $iter = 1$  then  
3   if  $n.bbox > bbox\_thold$  then  
4     foreach  $net\ n \in N$  do  
5        $B[n.id \% nbatch].push(n)$   
6 else if  $tof > of\_thold$  then  
7   if  $iter \% 2 = 0$  then  
8      $sort\_by\_overflow\_edge\_X(N)$   
9   else  $sort\_by\_overflow\_edge\_Y(N)$   
10  foreach  $net\ n \in N$  do  
11     $B[n.sorted\_rank \% nbatch].push(n)$   
12 if  $s \geq 2 * nthreads$  then  $s = \lceil s/2 \rceil$ 
```

---

1. **Filter** out small nets in the 1<sup>st</sup> iteration (load imbalance)

2. **Sort** the net by X or Y coordinate alternatively and schedule close nets to different batches (livelock)


3. **Reduce batch size**, critical to the overflow convergence (livelock)

# Experiment Setup

- SPRoute 2.0 implemented in C++
- Optimized for 8 thread
- Benchmarks: ICCAD'19 contest
- Metrics:
  - Quality: Weighted score including wirelength, vias, non-preferred usages, DRCs and shorts
  - Runtime: 1 to 8 threads
- Baseline: CUGR [Liu+, DAC'20]


# Quality

- Overall: 100.1%
- Wirelength & Vias: 102%      Non-preferred Usage: 102.1%
- Shorts: 57%      DRCs: 85%



# Runtime

- 6.9X faster with 1 thread
- 7.4X faster with 8 threads



# Scalability




Fig. Speedup of maze routing

Scheduler algorithm

speedup

Random partition + batch reduction: 3.2X

+ Filter: 4.0X

+ Filter + sort: 4.3X

# Conclusions

- Detailed Routability

- Soft capacity: reserve routing space based on congestion
- Congestion is estimated by pin density and net density (RUDY)
- Reduce 43% shorts and 14% DRCs

- Deterministic Parallelization

- Bulk synchronous maze routing
- Scheduler to reduce load imbalance and livelock
- 7.4X faster than state-of-the-art

Thank you!